



Accelerating AI Camera Development with Xilinx Vitis

Quenton Hall | AI System Architect
Industrial, Scientific, Medical and Embedded Vision CVM
October 22, 2019



Defining the Problem



= **43 TOPS**




1080p Object Detection (SSD) @ 30 FPS

< 10W, < 50 ms latency, <\$50

Jon Cory, ML Live Detroit

Inference Compute and Memory Across a Spectrum of Neural Networks

*architecture independent
**1 image forward
*** batch = 1
**** int8




Inference Compute and Memory *Across a Spectrum of Neural Networks*

- *architecture independent

```
**1 image forward
```


```
*** batch = 1
```

```
**** int8
```




Inference Compute and Memory *Across a Spectrum of Neural Networks*

```
*architecture independent
**1 image forward
*** batch = 1
**** int8
```



Reducing Precision Inherently Saves Power


FPGA



Target Device ZU7EV • Ambient temperature: 25 °C • 12.5% of toggle rate • 0.5 of Static Probability • Power reported for PL accelerated block only

Rybalkin, V., Pappalardo, A., Ghaffar, M.M., Gambardella, G., Wehn, N. and Blott, M. "FINN-L: Library Extensions and Design Trade-off Analysis for Variable Precision LSTM Networks on FPGAs."


ASIC




Source: Bill Dally (Stanford), Cadence Embedded Neural Network Summit, February 1, 2017

AI Compute Compared to CPUs and GPUs


High Batch (Latency Insensitive)



Sub – 7ms Latency





Sub – 2ms Latency




VITIS Unified Software Platform

- Available in November
- Standards, Open
- Free!




Development Platforms for ALL Developers



OPEN SOURCE




VITIS: Unified Software Platform



VITIS Accelerated Libraries

- > Open-source, performance-optimized libraries offering out-of-the-box acceleration
- > Seamless deployment at the edge, on-premises or in the cloud




VITIS Platforms Enable Composable Acceleration

> Static hardware

- >> Fixed interfaces and acceleration components
 - Custom SoC paradigm
- >> End-user can deploy custom models trained for specific use cases – classification, detection, segmentation, etc.
 - Supporting Python, C, C++ APIs
- >> The perfect paradigm for Machine Vision, Retail Analytics, Smart Cities and other Smart Camera applications

Smart Camera Platform




VITIS Platforms Enable Composable Acceleration

> Static hardware

- >> Fixed interfaces and acceleration components
 - Custom SoC paradigm
- >> End-user can deploy custom models trained for specific use cases – classification, detection, segmentation, etc.
 - Supporting Python, C, C++ APIs
- >> The perfect paradigm for Machine Vision, Retail Analytics, Smart Cities and other Smart Camera applications

Smart Camera Platform



VITIS Platforms Enable Composable Acceleration


> Static hardware

- >> Fixed interfaces and acceleration components
 - Custom SoC paradigm
- >> End-user can deploy custom models trained for specific use cases – classification, detection, segmentation, etc.
 - Supporting Python, C, C++ APIs
- >> The perfect paradigm for Machine Vision, Retail Analytics, Smart Cities and other Smart Camera applications

> Dynamic hardware

- >> All of the above, plus:
- >> Dynamic acceleration components
 - Eg: customized pre/post processing
 - RTL, IP, HLS OpenCL, C, C++
- >> The perfect paradigm for **advanced** acceleration models where user customization is desired
 - Reconfigurable SoC paradigm

Smart Camera Platform



VITIS AI

Frameworks

Caffe



K Keras

dmlc
mxnet

PyTorch

TensorFlow

Models

Xilinx Pre-optimized | Open Source | Custom

Classification

Detection

Semantic
Segmentation

RNN

Multi-Layer
Perceptron

Multi-task
Multi-Model
Multi-Stream

Vitis AI Development Kit

AI Optimizer

AI Quantizer

AI Compiler

Xilinx Runtime library (XRT)

Domain Specific Architectures

CNN DPU

LSTM DPU

MLP DPU

AI
Profiler

Platforms



ZCU102



ZCU104



Ultra96



Custom
Hardware



Alveo



AWS GovCloud (US)



awsmarketplace

NIMBIX



HUAWEI



Alibaba Cloud
aliyun.com

Cloud

Microsoft Azure

VITIS AI Optimizer

Frameworks

Caffe



K Keras

dmic
mxnet

PyTorch

TensorFlow

Models

Xilinx Pre-optimized | Open Source | Custom

Classification

Detection

Semantic
Segmentation

RNN

Multi-Layer
Perceptron

Multi-task
Multi-Model
Multi-Stream

Vitis AI
Development Kit

AI Optimizer

AI Quantizer

AI Compiler

Xilinx Runtime library (XRT)

Domain Specific
Architectures

CNN DPU

LSTM DPU

MLP DPU

AI
Profiler

Platforms



ZCU102



ZCU104



Ultra96



Custom
Hardware



Alveo



AWS GovCloud (US)



aws marketplace

NIMBIX



HUAWEI




Alibaba Cloud
aliyun.com

Microsoft Azure

Cloud

VITIS AI Optimizer



VITIS AI Quantizer

Frameworks

Caffe



K Keras

dmic
mxnet

PyTorch

TensorFlow

Models

Xilinx Pre-optimized | Open Source | Custom

Classification

Detection

Semantic
Segmentation

RNN

Multi-Layer
Perceptron

Multi-task
Multi-Model
Multi-Stream

Vitis AI
Development Kit

AI Optimizer

AI Quantizer

AI Compiler

Xilinx Runtime library (XRT)

Domain Specific
Architectures

CNN DPU

LSTM DPU

MLP DPU

AI
Profiler

Platforms



ZCU102



ZCU104



Ultra96



Custom
Hardware



Alveo



AWS GovCloud (US)



aws marketplace

NIMBIX



HUAWEI




Alibaba Cloud
aliyun.com

Microsoft Azure

Cloud

VITIS AI Quantizer



VITIS AI Compiler

Frameworks

Caffe



K Keras

dmic
mxnet

PyTorch

TensorFlow

Models

Xilinx Pre-optimized | Open Source | Custom

Classification

Detection

Semantic
Segmentation

RNN

Multi-Layer
Perceptron

Multi-task
Multi-Model
Multi-Stream

Vitis AI
Development Kit

AI Optimizer

AI Quantizer

AI Compiler

Xilinx Runtime library (XRT)

Domain Specific
Architectures

CNN DPU

LSTM DPU

MLP DPU

AI
Profiler

Platforms



ZCU102



ZCU104



Ultra96



Custom
Hardware



Alveo



AWS GovCloud (US)



aws marketplace

NIMBIX



HUAWEI




Alibaba Cloud
aliyun.com

Microsoft Azure

Cloud

VITIS AI Compiler



VITIS Core Development Kit

Frameworks

Caffe



K Keras

dmic
mxnet

PyTorch

TensorFlow

Models

Xilinx Pre-optimized | Open Source | Custom

Classification

Detection

Semantic
Segmentation

RNN

Multi-Layer
Perceptron

Multi-task
Multi-Model
Multi-Stream

Vitis AI
Development Kit

AI Optimizer

AI Quantizer

AI Compiler

Xilinx Runtime library (XRT)

Domain Specific
Architectures

CNN DPU

LSTM DPU

MLP DPU

AI
Profiler

Platforms



ZCU102



ZCU104



Ultra96



Custom
Hardware



Alveo



AWS GovCloud (US)



aws marketplace

NIMBIX



HUAWEI




Alibaba Cloud
aliyun.com


Microsoft Azure

Cloud

VITIS Core Development Kit




VITIS Core Development Kit




VITIS Core Development Kit

OEM PL / Kernel Compilation Flow




From VITIS AI Compiler




Concept: Clayton Cameron

VITIS Core Development Kit

OEM PL / Kernel Compilation Flow



From VITIS AI Compiler



Concept: Clayton Cameron

VITIS AI Profiler

Frameworks

Caffe



K Keras

dmic
mxnet

PyTorch

TensorFlow

Models

Xilinx Pre-optimized | Open Source | Custom

Classification

Detection

Semantic
Segmentation

RNN

Multi-Layer
Perceptron

Multi-task
Multi-Model
Multi-Stream

Vitis AI
Development Kit

AI Optimizer

AI Quantizer

AI Compiler

Xilinx Runtime library (XRT)

Domain Specific
Architectures

CNN DPU

LSTM DPU

MLP DPU

AI
Profiler

Platforms



ZCU102



ZCU104



Ultra96



Custom
Hardware



Alveo



AWS GovCloud (US)



aws marketplace

NIMBIX



HUAWEI



Alibaba Cloud
aliyun.com

Microsoft Azure

Cloud

VITIS AI Profiler

> Enables Visual Profiling

- >> DPU inference time per layer
- >> CPU inference time per kernel

> Line-of-sight to Inference Efficiency Bottlenecks

- >> VITIS enables hardware acceleration of custom layers, OpenCV, pre-processing and post-processing functions


VITIS AI Profiler

> Enables Visual Profiling

- >> DPU inference time per layer
- >> CPU inference time per kernel

> Line-of-sight to Inference Efficiency Bottlenecks

- >> VITIS enables hardware acceleration of custom layers, OpenCV, pre-processing and post-processing functions




VITIS AI Profiler

> Enables Visual Profiling

- >> DPU inference time per layer
- >> CPU inference time per kernel

> Line-of-sight to Inference Efficiency Bottlenecks

- >> VITIS enables hardware acceleration of custom layers, OpenCV, pre-processing and post-processing functions




VITIS AI Profiler

Multi-task | Multi-model | Graph Partitioning


> Enables Visual Profiling

- >> DPU inference time per layer
- >> CPU inference time per kernel




> Line-of-sight to Inference Efficiency Bottlenecks

- >> VITIS enables hardware acceleration of custom layers, OpenCV, pre-processing and post-processing functions



VITIS Enables “Whole Application Acceleration”



Solar-powered IoT AI Camera

...Say What?


Kutleng Engineering Technologies



In the last decade 8,889 African Rhinos have been lost to poaching




In the last decade 8,889 African Rhinos have been lost to poaching



Source: <https://www.savetherhino.org/rhino-info/poaching-stats/>

In the last decade 8,889 African Rhinos have been lost to poaching



Source: <https://www.savetherhino.org/rhino-info/poaching-stats/>

More than 900 Rhinos are still being poached each year

Kutleng Engineering Technologies - SmartCAM




Kutleng Engineering Technologies - SmartCAM



CNN
DPU

AWS IoT
Greengrass

Kutleng Engineering Technologies - SmartCAM



CNN
DPU

AWS IoT
Greengrass

Kutleng Engineering Technologies - SmartCAM



CNN
DPU

AWS IoT
Greengrass



So What About the Hardware?

Xilinx Smart Camera Hardware Solutions



CNN DPU Overlay IP


> Instruction Set

- >> Tensor based instructions
- >> Up to 268,435,456 MACs/instruction

> Hardware Architecture

- >> Multi-dimension parallelism
- >> Configurable and extensible
- >> Highly optimized micro-architecture
 - Smart instruction merging and splitting
 - On-chip memory pool with high internal bandwidth
 - Intelligent DMA engine optimized for CNN patterns

> Simple C/C++/Python API




DPU: Scalable Unified Deep Learning Overlay IPs


Categories	Speciality	Acceleration	Devices
CNN	Generic	PL / DSP	Zynq-7000, Zynq-MPSoC
	Throughput opt		Alveo U200, U250
	Throughput opt		Alveo U50, U280
	Latency opt		Alveo U50, U280
	Low-bit mix (2/8 bit)		Alveo U250
	Generic	AI Engine / PL	VCK5000, VCK190
LSTM	DeepSpeech2	PL / DSP	Alveo U200
	DeepSpeech2	AI Engine / PL	VCK5000
Random Forest	Generic	PL / DSP	Alveo

New Scalable Platforms for Smart Cities, Retail

New Product Options for Smart City, Retail applications,
based on the **XCZU4EV-1SFVC784I**



Zynq® UltraScale+™ MPSoCs: EV Block Diagram



Scalable Video Compression

- > Multi-resolution multi-stream encoding
- > AI Appliances
- > Multi-sensor cameras
- > Smart City
- > Smart Retail
- > Smart Advertising
- > 4k@60 Encode
- > Any sensor interface: MIPI, SLVS, SLVS-EC, USB, HDMI, DP, LVDS, TSN

Zynq® UltraScale+™ MPSoCs: EV Devices

		Device Name ⁽¹⁾	ZU4EV	ZU5EV	ZU7EV
Processing System (PS)	Application Processor Unit	Processor Core	Quad-core ARM® Cortex™-A53 MPCore™ up to 1.5GHz		
		Memory w/ECC	L1 Cache 32KB I / D per core, L2 Cache 1MB, on-chip Memory 256KB		
	Real-Time Processor Unit	Processor Core	Dual-core ARM Cortex-R5 MPCore™ up to 600MHz		
		Memory w/ECC	L1 Cache 32KB I / D per core, Tightly Coupled Memory 128KB per core		
	Graphic & Video Acceleration	Graphics Processing Unit	Mali™-400 MP2 up to 667MHz		
		Memory	L2 Cache 64KB		
	External Memory	Dynamic Memory Interface	x32/x64: DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 with ECC		
		Static Memory Interfaces	NAND, 2x Quad-SPI		
	Connectivity	High-Speed Connectivity	PCIe® Gen2 x4, 2x USB3.0, SATA 3.1, DisplayPort, 4x Tri-mode Gigabit Ethernet		
		General Connectivity	2xUSB 2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO		
Integrated Block Functionality		Power Management	Full / Low / PL / Battery Power Domains		
		Security	RSA, AES, and SHA		
		AMS - System Monitor	10-bit, 1MSPS – Temperature and Voltage Monitor		
PS to PL Interface			12 x 32/64/128b AXI Ports		
Programmable Logic (PL)	Programmable Functionality	System Logic Cells (K)	192	256	504
		CLB Flip-Flops (K)	176	234	461
		CLB LUTs (K)	88	117	230
	Memory	Max. Distributed RAM (Mb)	2.6	3.5	6.2
		Total Block RAM (Mb)	4.5	5.1	11.0
		UltraRAM (Mb)	13.5	18.0	27.0
	Clocking	Clock Management Tiles (CMTs)	4	8	8
	Integrated IP	DSP Slices	728	1,248	1,728
		Video Codec Unit (VCU)	1	1	1
		PCI Express® Gen 3x16	2	2	2
		150G Interlaken	-	-	-
		100G Ethernet MAC/PCS w/RS-FEC	-	-	-
	Transceivers	AMS - System Monitor	1	1	1
		GTH 16.3Gb/s Transceivers	16	16	24
		GTY 32.75Gb/s Transceivers	-	-	-
	Speed Grades	Extended ⁽²⁾	-	-1 -2 -2L -3	-
		Industrial	-	-1 -1L -2	-

Scalable Inference With
Integrated
Video Compression

Embedding Scalability Without Compromise

- > Common CPU and Infrastructure scales from GOPs to TOPs
- > Dual and Quad Core Options
- > Metadata + JPEG forwarding for bandwidth limited networks
- > High-Bandwidth, High-Resolution Machine Vision
- > Any sensor interface: MIPI, SLVS, SLVS-EC, USB, HDMI, DP, LVDS, TSN

Zynq® UltraScale+™ MPSoCs: EG Devices

		Device Name ⁽¹⁾	ZU2EG	ZU3EG	ZU4EG	ZU5EG	ZU6EG	ZU7EG	ZU9EG	ZU11EG	ZU15EG	ZU17EG	ZU19EG
Processing System (PS)	Application	Processor Core	Quad-core ARM® Cortex™-A53 MPCore™ up to 1.5GHz										
	Processor Unit	Memory w/ECC	L1 Cache 32KB I / D per core, L2 Cache 1MB, on-chip Memory 256KB										
	Real-Time	Processor Core	Dual-core ARM Cortex-R5 MPCore™ up to 600MHz										
	Processor Unit	Memory w/ECC	L1 Cache 32KB I / D per core, Tightly Coupled Memory 128KB per core										
	Graphic & Video	Graphics Processing Unit	Mali™-400 MP2 up to 667MHz										
	Acceleration	Memory	L2 Cache 64KB										
	External Memory	Dynamic Memory Interface	x32/x64: DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 with ECC										
		Static Memory Interfaces	NAND, 2x Quad-SPI										
	Connectivity	High-Speed Connectivity	PCIe® Gen2 x4, 2x USB3.0, SATA 3.1, DisplayPort, 4x Tri-mode Gigabit Ethernet										
		General Connectivity	2xUSB 2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO										
Integrated Block Functionality	Power Management		Full / Low / PL / Battery Power Domains										
	Security		RSA, AES, and SHA										
AMS - System Monitor			10-bit, 1MSPS – Temperature and Voltage Monitor										
PS to PL Interface			12 x 32/64/128b AXI Ports										
Programmable Logic (PL)	Programmable Functionality	System Logic Cells (K)	103	154	192	256	469	504	600	653	747	926	1,143
		CLB Flip-Flops (K)	94	141	176	234	429	461	548	597	682	847	1,045
		CLB LUTs (K)	47	71	88	117	215	230	274	299	341	423	523
	Memory	Max. Distributed RAM (Mb)	1.2	1.8	2.6	3.5	6.9	6.2	8.8	9.1	11.3	8.0	9.8
		Total Block RAM (Mb)	5.3	7.6	4.5	5.1	25.1	11.0	32.1	21.1	26.2	28.0	34.6
		UltraRAM (Mb)	-	-	13.5	18.0	-	27.0	-	22.5	31.5	28.7	36.0
	Clocking	Clock Management Tiles (CMTs)	3	3	3	3	3	3	3	3	3	3	3
		DSP Slices	240	360	728	1,248	1,923	1,735	2,320	2,928	3,528	1,590	1,968
	Integrated IP	PCI Express® Gen 3x16	-	-	2	2	-	-	-	4	-	4	5
		150G Interlaken	-	-	-	-	-	-	-	-	-	2	4
		100G Ethernet MAC/PCS w/RS-FEC	-	-	-	-	-	-	2	-	-	2	4
	Transceivers	AMS - System Monitor	1	1	1	1	1	1	1	1	1	1	1
		GTH 16.3Gb/s Transceivers	-	-	16	16	24	24	24	32	24	44	44
		GTY 32.75Gb/s Transceivers	-	-	-	-	-	-	16	-	-	28	28
	Speed Grades	Extended ⁽²⁾	-1 -2 -2L	-	-1 -2 -2L -3	-	-	-	-	-1 -2 -2L -3	-	-	-
		Industrial	-	-	-	-	-1 -1L -2	-	-	-	-	-	-


Performance scaling by more than one order of magnitude with no architecture changes!

Notes:

1. For full part number details, see the Ordering Information section in [DS8891](#), Zynq UltraScale+ MPSoC Overview.
2. -2LE (Tj = 0°C to 110°C). For more details, see the Ordering Information section in [DS8891](#), Zynq UltraScale+ MPSoC Overview.

High Computational Cost? No Problem...

Peak INT8 OPS*




* With heterogenous DPUs


Arch	LUTs	Registers	BRAM	DSP
B512	20759	33572	69.5	66
B800	21050	33752	87	102
B1024	29155	49823	101.5	130
B1152	30043	49588	117.5	146
B1600	33130	60739	123	202
B2304	37055	72850	161.5	290
B3136	41714	86132	203.5	394
B4096	44583	99791	249.5	514

Webinar Insert Video Here

Pruning Reduces Computational Cost




Recent DPU Performance Improvements



VITIS AI Model Zoo




- ✓ Open for all users
- ✓ Leveraging mainstream frameworks and networks
- ✓ Deployable and re-trainable



Application	Module
Face	Face detection
	Landmark Localization
	Face recognition
	Face attributes recognition
Pedestrian	Pedestrian Detection
	Pose Estimation
	Person Re-identification
Video Analytics	Object detection
	Pedestrian Attributes Recognition
	Car Attributes Recognition
	Car Logo Detection
	Car Logo Recognition
	License Plate Detection
ADAS/AD	License Plate Recognition
	Object Detection
	3D Car Detection
	Lane Detection
	Traffic Sign Detection
	Semantic Segmentation
	Drivable Space Detection

Single-chip Deployment of Multiple Models



- ✓ Multi-task
- ✓ Multi-model
- ✓ Multi-framework
- ✓ Cascaded inference
- ✓ One or more DPU instances
- ✓ Custom layer types
- ✓ Graph segmentation
- ✓ One bitstream supports many CNNs

Edge Deployment of Custom Models



482 lines (481 sloc) | 16.7 KB

<> Raw Blame History

CIFAR-10 image classification with TensorFlow Part 1 - Training and evaluation

This Jupyter Notebook will explain how to build a miniVGGNet CNN for classifying the CIFAR-10 dataset using the TensorFlow layers API, then how to train and evaluate it. The complete python code (cifar10_train.py and miniVGGNet.py) can be found in this [GitHub repo](#).

The MiniVGGNet CNN was developed by Adrian Rosebrock and looks like this:



First, we import the necessary Python packages:

```
In [ ]: import os
import sys
import shutil
import numpy as np
import tensorflow as tf
```

Now we create some directories for the model, if they already exist, we delete them and recreate them.

```
In [ ]: SCRIPT_DIR = os.getcwd()
INFER_GRAPH = 'inference_graph.pb'
CHKPT_FILE = 'float_model.ckpt'
```

Freeze the Floating-Point Model

Now that we have saved the trained parameters of our network as a checkpoint and graph, we need to 'freeze' it by converting all the variables into constants and stripping out the training nodes to leave just the nodes that we need for deployment.

Luckily, TensorFlow provides a script called 'freeze_graph.py' which will do this for us..

```
In [ ]: # delete previous results
rm -rf ./freeze
mkdir ./freeze

#freeze_graph --input_graph=./chkpts/training_graph.pb \
--input_checkpoint=./chkpts/float_model.ckpt \
--input_binary=true \
--output_graph=./freeze/frozen_graph.pb \
--output_node_names=dense_1/BiasAdd
```

Quantize the floating-point model

This is the first step that involves the Xilinx™ DNNK toolkit. We will now quantize the floating point model by running DECENT_Q.

The quantization process has a calibration phase which requires approximately 1000 images files in a format that is compatible with openCV.

This section of python code will fetch the MNIST dataset as numpy arrays and the convert the test dataset (10k arrays) into 10k .png image files and write them into a separate folder.

It will also create a text file in that same folder which lists the images - this is also required for calibration.

```
In [ ]: import os
import shutil
import numpy as np
import cv2

from keras.datasets import mnist

SCRIPT_DIR = os.getcwd()
CALIB_DIR = os.path.join(SCRIPT_DIR, 'calib_dir')
```



Edge AI Tutorials





Tutorial	Description
CIFAR10 Caffe Tutorial (UG1335)	Train, quantize, and prune custom CNNs with the CIFAR10 dataset using Caffe and the Xilinx® DNNK tools.
Cats vs Dogs Tutorial (UG1336)	Train, quantize, and prune a modified AlexNet CNN with the Kaggle Cats vs Dogs dataset using Caffe and the Xilinx DNNK tools.
ML SSD PASCAL Caffe Tutorial (UG1340)	Train, quantize, and compile SSD using PASCAL VOC 2007/2012 datasets with the Caffe framework and DNNK tools, then deploy on a Xilinx ZCU102 target board.
DPU Integration Lab (UG1350)	Build a custom system that utilizes the Xilinx Deep Learning Processor (DPU) IP to accelerate machine learning algorithms.
Yolov3 Tutorial with Darknet to Caffe Converter and Xilinx DNNK (UG1334)	Use the Yolov3 example, which converts the Darknet model to Caffe model and uses the DNNK tool chain for quantization, compilation, and deployment on the FPGA.
MNIST Classification with TensorFlow (UG1337)	Learn the DNNK v3.0 TensorFlow design process for creating a compiled '.elf' file that is ready for deployment on the Xilinx® DPU accelerator from a simple network model built using Python. This tutorial uses the MNIST test dataset.
CIFAR10 Classification with TensorFlow (UG1338)	Learn the DNNK v3.0 TensorFlow design process for creating a compiled '.elf' file that is ready for deployment on the Xilinx® DPU accelerator from a simple network model built using Python. This tutorial uses the CIFAR-10 test dataset.
Freezing a Keras model for use with DNNK (UG1380)	Freeze a Keras model by generating a binary protobuf (.pb) file.
Deep Learning with custom GoogleNet and ResNet in Keras and Xilinx DNNK TF 3.0 (UG1381)	Quantize in fixed point some custom CNNs and deploy them on the Xilinx ZCU102 board, using Keras and the Xilinx DNNK 3.0 tool chain based on TensorFlow (TF).

Copyright © 2019 Xilinx

AI Developer Hub

Edge AI Evaluation Boards

Product	Documentation	Image Download	DNNDK Version	File Size	MD5 Checksum
ZCU102 Kit	ZCU102 User Guide (UG1182)	petalinux-user-image-zcu102-zynqmp-sd-20190802.img.gz	V3.1	311 MB	1d67b1380ffef0da18d923deb92b5f6b
		xilinx-zcu102-prod-dpu1.4-2018.3-desktop-buster-2019-04-24.img.zip	v3.0	657 MB	d49eab4d293d8d1af40fcc369e1c4f53
		2018-12-04-zcu102-desktop-stretch.img.zip	v2.08	571 MB	d0d5faf8ece80b96f5591d09756d5a5d
ZCU104 Kit	ZCU104 User Guide (UG1267)	petalinux-user-image-zcu104-zynqmp-sd-20190802.img.gz	V3.1	311 MB	a238b286651fbb308cec923664980b34
		xilinx-zcu104-prod-dpu1.4-desktop-buster-2019-04-23.img.zip	v3.0	655 MB	503661dd1ee4549a562775034b95d0c8
		2018-12-04-zcu104-desktop-stretch.img.zip	v2.08	571 MB	ada2420c4afbd89efdeea741e0917e26
Avnet Ultra 96	Ultra 96 User Guide	petalinux-user-image-ultra96-zynqmp-sd-20190802.img.gz	v3.1	537 MB	ae8464d0fd52776567f28a221c80c71
		xilinx-ultra96-prod-dpu1.4-desktop-buster-2019-05-31.img.zip	v3.0	576 MB	c9c6a5f5a772077abc8ffde6ea8f3db
		xilinx-ultra96-desktop-stretch-2018-12-10.img.zip	v2.08	566 MB	c5d2422063213b4bc4c18a3223c6adc8
Avnet Zedboard	Zedboard User Guide	xilinx-zedboard-dnndk3.1-image-20190812.zip	v3.1	315 MB	36706f19ec949ad964f6ab328f874e88



Xilinx Smart Camera Reference Platform

Onsemi AP1302

MIPI Image Signal Processor
13MP@30, 1080p@120
HDR, Clarity+, Bayer, JPEG, YUV,
Gamma, Face Detection

Onsemi AR1335 13MP

1/3" Progressive Scan
4208x3120, 30fps



eMMC

DisplayPort
Output

microSD


Debug UART

HTTP, RTSP,
TCP/IP, UDP

H.265/H.265/
MJPEG

USB 2.0

Audio Codec





APPLICATION



EDGE AI




EMBEDDED SW
FOR MIXED CRITICALITY



ANY-TO ANY CONNECTIVITY
SMARTER CONTROL
EMBEDDED VISION



FUNCTIONAL SAFETY
& CYBERSECURITY



SILICON ARCHITECTURE

Xilinx: World-Class Safety and Security

- › Proven success and experience across a broad cross-section of mission-critical industries and applications
 - » Industrial, Medical, Automotive, A&D
- › 15+ Year Product Lifecycle
- › FuSa certified hardware and software design tools: IEC61508, IEC62061, IEC13849, ISO26262, DO-254, DO178b
- › Certified methodologies and IPs for critical safety applications
- › Leader in SEU and radiation effects
- › Complete suite of solutions for security and functional safety
- › SoC product portfolio, “ground up” safety and security features:
 - » Heterogeneous processing, lock-step, secure boot with authentication and encryption, isolated power islands, ECC for all critical memories, triple-redundant configuration security controller, internal voltage temperature monitoring, SEU monitoring and correction.....

Next Steps + Q&A

- > Learn more about VITIS at XDF2019

- >> www.xilinx.com/XDF2019

- > Evaluate AI inference deployment and test-drive Xilinx pre-optimized models:

- >> <https://www.xilinx.com/products/design-tools/ai-inference/ai-developer-hub.html#edge>

- > Visit our booth at SPS Nuremberg, November 26-28, 2019

- > Participate in our forthcoming Image Signal Processing Pipeline Webinar

- > Click to stay informed about VITIS

- >> <https://www.xilinx.com/products/design-tools/vitis.html>

- > Contact your local Xilinx sales team for details of new ZU4EV domain-specific variants for Smart City and Retail apps

EUROPE

November 12 - 13
The World Forum
The Hague / Den Haag, Netherlands

€175

Register Now



ASIA

December 3 - 4
China National Convention Center
Beijing, China

\$99 USD

Register Now



Be the first to know when Vitis software is available
for download

Stay Informed



Building the Adaptable, Intelligent World